![]() | Name | Last modified | Size | Description |
---|---|---|---|---|
![]() | Parent Directory | - | ||
![]() | _04_ADC_Read_Setup_1..> | 2022-11-24 14:37 | 1.1K | |
![]() | _03_ADC_INT_Auto_Tri..> | 2022-11-24 14:37 | 1.8K | |
![]() | _02_ADC_INT_Setup_1.ino | 2022-11-24 14:37 | 1.5K | |
![]() | _01_ADC_Register_Set..> | 2022-11-24 14:37 | 1.4K | |
![]() | 04a_ADC_Error_1.jpg | 2022-11-24 14:37 | 65K | |
![]() | 04_ADC_Rezolutie_1.jpg | 2022-11-24 14:37 | 56K | |
![]() | 03_ADC_Timing_Trig_1..> | 2022-11-24 14:37 | 211K | |
![]() | 03_ADC_Timing_Single..> | 2022-11-24 14:37 | 170K | |
![]() | 03_ADC_Timing_Free_R..> | 2022-11-24 14:37 | 116K | |
![]() | 03_ADC_Timing_1.jpg | 2022-11-24 14:37 | 170K | |
![]() | 02a_ADC_Sch_Input_1.jpg | 2022-11-24 14:37 | 51K | |
![]() | 02_Divizor_ADC_1.jpg | 2022-11-24 14:37 | 93K | |
![]() | 01_ADC_Sch_Bloc_1.jpg | 2022-11-24 14:37 | 93K | |